Abstract This paper describes the Xilinx State Machine design methodology consisting of one flip-flop per state and only one state bit active at any time. This method is used for the design of a tool that will allow a designer to run a simulation and generate hardware of a state machine. The systematic approach of this design method facilitates the construction of such tool. This paper discusses the data required to represent the state machine and how it operates on the internal data structure to...