Integrated Circuit design with Hardware Description Languages improves productivity and provides flexibility. A new CPU is designed with its own instruction set. Verilog HDL is used to build a behavioral model of the CPU. Validation of the model is performed using simulation. The CPU is synthesized for a Xilinx FPGA and the netlist generated in the Xilinx format.